The 2022 demonstration that an approximately 2-nm-thick HfO2–ZrO2–HfO2 superlattice with coexisting ferroelectric and antiferroelectric (mixed-ferroic) order can serve as a Si-compatible gate stack with an effective equivalent oxide thickness of about 6.5–7 Å — below the physical interfacial SiO2 thickness itself — without interfacial-layer scavenging, mobility loss, or excess leakage, raised a set of unresolved questions that define this problem: can the mixed-ferroic response be made reproducible and robust across process windows, device geometries, and long-term electrical and thermal stress; how general is the atomic-layer-stacking mechanism across other HfO2–ZrO2 periodicities and compositions; how far can the thickness of the phase-competition multilayer be scaled before the mixed-ferroic state is lost; how should the nonlinear ferroic electrostatics be treated rigorously beyond the simplified equivalent-oxide-thickness description; and does the design principle extend to transistor architectures beyond the planar Si MOS and silicon-on-insulator (SOI) devices originally demonstrated. Forward literature from 2022 to 2026 advances every component — gate-all-around integration at 18 Å, morphotropic-phase-boundary superlattices with permittivity near 75, dipole-engineered stacks surviving 700 °C anneals — but no work establishes the combination, and recent reviews still flag reproducible operating windows and settled negative-capacitance theory as open.

Background

In a metal–oxide–semiconductor field-effect transistor (MOSFET), the gate stack is the sequence of gate electrode, dielectric, and interfacial layers that controls the channel; as lateral dimensions shrink, the gate capacitance must grow to retain electrostatic control of the channel and to lower the operating voltage. Since 2008 the industry-standard dielectric has been HfO2, a high-κ (high dielectric constant) material. The practical figure of merit is the equivalent oxide thickness (EOT): the thickness a pure SiO2 layer would need to give the same capacitance. In conventional high-κ stacks, a parasitic interfacial SiO2 layer forms between the Si channel and the deposited oxide, and pushing EOT below roughly 8 Å normally requires scavenging (chemically thinning) that interfacial SiO2, which raises gate leakage and degrades channel mobility.

A separate development was the discovery (2011) of ferroelectricity — a spontaneous, switchable electric polarization — in doped HfO2 thin films adopting the polar orthorhombic phase of the fluorite crystal structure, the same structure family as ZrO2. Pure ZrO2 in thin films is typically antiferroelectric (AFE): it has antiparallel local dipoles that cancel, and it switches to a polar phase under a large enough field. Because ferroic materials (materials with an order parameter such as polarization) can, near a phase boundary, have a flattened free-energy landscape, a ferroelectric biased in the region of negative curvature of its energy-versus-polarization curve can exhibit negative capacitance (NC): its charge grows faster than linearly with voltage, so inserting it in series with a conventional dielectric can amplify the total capacitance of a gate stack — the basis of the negative-capacitance transistor concept proposed in 2008 for sub-60 mV/decade switching. The standard qualitative tool for describing these energy landscapes is the Landau–Ginzburg–Devonshire (LGD) expansion of free energy in powers of polarization.

The source paper (Cheema et al., Nature 604, 65–71, 2022) reported atomic-layer-deposition (ALD)-grown HfO2–ZrO2 superlattices — alternating HfO2 and ZrO2 layers whose stacking sequence is set by the Hf:Zr ALD cycle ratio (4:12), with the HfO2–ZrO2–HfO2 trilayer denoted HZH — integrated directly on Si and scaled to about 2 nm. The mixed ferroelectric–antiferroelectric (mixed-ferroic) order in the multilayer flattens the composite energy landscape (negative curvature of the ferroelectric competing with positive curvature of the antiferroelectric), stabilizing a high-susceptibility state. MOS capacitors showed an overall EOT of about 6.5–7 Å even though the interfacial SiO2 was 8.0–8.5 Å thick — a counterintuitive capacitance enhancement achievable in conventional stacks only by scavenging the interfacial layer — together with the lowest reported leakage at that EOT on Si, undegraded mobility, and 90-nm SOI transistors with gmg_m above 1 mS/µm. The paper's electrostatics were treated with a qualitative LGD two-sublattice model and EOT extraction from C–V fitting, and its reliability characterization was short-term only; only one periodicity and one ~2 nm thickness regime were demonstrated, and only planar Si MOS and silicon-on-insulator (SOI) devices.

Problem Statement

Can the mixed-ferroic (ferroelectric–antiferroelectric phase-competition) HfO2–ZrO2 superlattice be established as a robust and general gate stack for advanced transistors? Specifically: (1) can the mixed-ferroic capacitance enhancement be maintained and reproducibly controlled across broader process windows (including high-thermal-budget replacement-metal-gate anneals), other device geometries, and long-term thermal and electrical stress (bias-temperature instability and time-dependent dielectric breakdown statistics), rather than only the short-term characterization reported; (2) how general is the atomic-layer-stacking mechanism across other HfO2–ZrO2 periodicities and compositions — which stacking sequences, Zr fractions, and interfacial conditions stabilize the mixed-ferroic state and which collapse it into solid solutions or the low-permittivity monoclinic phase; (3) what is the ultimate thickness-scaling limit below the demonstrated ~2 nm regime before the multilayer loses the mixed-ferroic state and its capacitance enhancement; (4) how should the nonlinear ferroic electrostatics of the stack be treated rigorously — a quantitative, predictive account of the coupled FE–AFE layers, interfacial SiO2, and semiconductor that goes beyond the simplified EOT description and qualitative Landau free-energy picture, including whether the enhancement is intrinsic quasi-static negative capacitance or partly transient/interfacial in origin; and (5) does the same design principle translate to transistor architectures beyond the demonstrated planar Si MOS and silicon-on-insulator (SOI) devices, such as gate-all-around nanosheet channels? These five questions jointly serve one objective: determining whether ferroic phase competition is a manufacturable, modelable route to sub-8-Å-EOT gate stacks. Each sub-question is independently resolvable — a reader may attack and settle any one of them on its own — but all five together constitute the joint objective.

References

  1. Suraj S. Cheema, Nirmaan Shanker, Li-Chen Wang, Cheng-Hsiang Hsu, Shang-Lin Hsu, Yu-Hung Liao, Matthew San Jose, Jorge Gomez, Wriddhi Chakraborty, Wenshen Li, Jong-Ho Bae, Steve K. Volkman, Daewoong Kwon, Yoonsoo Rho, Gianni Pinelli, Ravi Rastogi, Dominick Pipitone, Corey Stull, Matthew Cook, Brian Tyrrell, Vladimir A. Stoica, Zhan Zhang, John W. Freeland, Christopher J. Tassone, Apurva Mehta, Ghazal Saheli, David Thompson, Dong Ik Suh, Won-Tae Koo, Kab-Jin Nam, Dong Jin Jung, Woo-Bin Song, Chung-Hsun Lin, Seunggeol Nam, Jinseong Heo, Narendra Parihar, Costas P. Grigoropoulos, Padraic Shafer, Patrick Fay, Ramamoorthy Ramesh, Souvik Mahapatra, Jim Ciston, Suman Datta, Mohamed Mohamed, Chenming Hu, Sayeef Salahuddin (2022). 'Ultrathin ferroic HfO2–ZrO2 superlattice gate stack for advanced transistors', Nature 604, 65–71. DOI: 10.1038/s41586-022-04425-6. https://doi.org/10.1038/s41586-022-04425-6
  2. Suraj S. Cheema, Nirmaan Shanker, Li-Chen Wang, Cheng-Hsiang Hsu, Shang-Lin Hsu, Yu-Hung Liao, Matthew San Jose, Jorge Gomez, Wenshen Li, Jong-Ho Bae, Steve K. Volkman, Daewoong Kwon, Yoonsoo Rho, Gianni Pinelli, Ravi Rastogi, Dominick Pipitone, Corey Stull, Matthew Cook, Brian Tyrrell, Vladimir A. Stoica, Zhan Zhang, John W. Freeland, Christopher J. Tassone, Apurva Mehta, Ghazal Soheli, David Thompson, Dong Ik Suh, Won-Tae Koo, Kab-Jin Nam, Dong Jin Jung, Woo-Bin Song, Chung-Hsun Lin, Seunggeol Nam, Jinseong Heo, Costas P. Grigoropoulos, Padraic Shafer, Patrick Fay, Ramamoorthy Ramesh, Jim Ciston, Suman Datta, Mohamed Mohamed, Chenming Hu, Sayeef Salahuddin (2021). 'Atomic-scale ferroic HfO2-ZrO2 superlattice gate stack for advanced transistors', Research Square preprint rs-413053/v1 (CC-BY). DOI: 10.21203/rs.3.rs-413053/v1. https://doi.org/10.21203/rs.3.rs-413053/v1
  3. W. Li, L. C. Wang, S. S. Cheema, N. Shanker, J. H. Park, Y. H. Liao, S. L. Hsu, C. H. Hsu, S. Volkman, U. Sikder, A. J. Tan, J. H. Bae, C. Hu, S. Salahuddin (2021). 'Demonstration of Low EOT Gate Stack and Record Transconductance on Lg=90L_{\mathrm{g}}=90 nm nFETs Using 1.8 nm Ferroic HfO2-ZrO2 Superlattice', 2021 IEEE International Electron Devices Meeting (IEDM), 13.6.1–13.6.4. DOI: 10.1109/iedm19574.2021.9720658. https://doi.org/10.1109/iedm19574.2021.9720658
  4. Taeyoung Song, Sanghyun Kang, Yu-Hsin Kuo, Jiayi Chen, Lance Fernandes, Nashrah Afroze, Mengkun Tian, Hyoung Won Baac, Changhwan Shin, Asif Islam Khan (2026). 'Hf/Zr Superlattice-Based High-κ Gate Dielectrics with Dipole Layer Engineering for Advanced CMOS', ACS Nano 20, 2092–2103. DOI: 10.1021/acsnano.5c15062. https://doi.org/10.1021/acsnano.5c15062
  5. Jong Ho Park, Nirmaan Shanker, Shang-Lin Hsu, Urmita Siker, Chenming Hu, Sayeef Salahuddin (2026). 'Demonstration of Near Ideal Short Channel Effect in LgL_g = 25-nm Gate-All-Around Transistors Using Negative Capacitance Gate Stack', IEEE Electron Device Letters. DOI: 10.1109/LED.2026.3651607. https://doi.org/10.1109/LED.2026.3651607
  6. Kaixuan Li, Jiuren Zhou, Haiwen Xu, Ning Liu, Siying Zheng, Bochang Li, Jie Liang, Zhou Wang, Tiantian Bai, Yan Liu, Yue Hao, Genquan Han (2026). 'Ultra-High Permittivity in HfO2/ZrO2 Superlattices via Morphotropic Phase Boundary Engineering', IEEE Electron Device Letters. DOI: 10.1109/LED.2025.3626032. https://doi.org/10.1109/LED.2025.3626032
  7. Keyou Tong, Jing Xu, Wenjun Zhang, Xinyue Zhang, Shuai Yang, Binbin Xu, Xiaoxue Ji, Jianhong Liu, Jiahan Yu, Wenjuan Xiong, Xuanyi Li, Jianfeng Gao, Xiaolei Wang, Jun Luo (2026). 'Demonstration of EOT Scaling in Si NSFETs Using Dead-Layer-Suppressed HfZrO2/ZrO2 Stacks Near Morphotropic Phase Boundary', IEEE Electron Device Letters. DOI: 10.1109/LED.2026.3697108. https://doi.org/10.1109/LED.2026.3697108
  8. Takefumi Kamioka, Takamasa Kawanago, Yukinori Morita, Naoya Okada, Kenzo Manabe, Wataru Mizubayashi, Hiroyuki Ota, Takashi Matsukawa, Shinji Migita (2026). 'Crystallization of HfO2-ZrO2-HfO2 Gate Stacks for Ultrahigh Dielectric Constant in MOS Structures', 2026 10th IEEE Electron Devices Technology & Manufacturing Conference (EDTM). DOI: 10.1109/EDTM65772.2026.11497384. https://doi.org/10.1109/EDTM65772.2026.11497384
  9. Yogendra Machhiwar, Danish Raja, Girish Pahwa, Pragya Kushwaha, Harshit Agarwal (2026). 'Anomalous Transconductance Behavior in Mixed-Phase Negative Capacitance FETs', IEEE Electron Device Letters. DOI: 10.1109/LED.2025.3634342. https://doi.org/10.1109/LED.2025.3634342
  10. Chao Zhou, Yanpeng Feng, Liyang Ma, Haoliang Huang, Yangyang Si, Hailin Wang, Sizhe Huang, Jingxuan Li, Chang-Yang Kuo, Sujit Das, Yunlong Tang, Shi Liu, Zuhuang Chen (2025). 'Fatigue-free ferroelectricity in Hf0.5Zr0.5O2 ultrathin films via interfacial design', Nature Communications 16. DOI: 10.1038/s41467-025-63048-3. https://doi.org/10.1038/s41467-025-63048-3
  11. Yong Shao, Gao-Jie Zhang, Haizhong Zhang, Chen-Xi Wang, Min-Min Zhu (2026). 'Recent advances in ferroelectric-based negative capacitances for electronic devices', Applied Physics Reviews 13. DOI: 10.1063/5.0308942. https://doi.org/10.1063/5.0308942
  12. Yu-Wei Cai, Yao Li, Zhong-Jian Gao, Qing-Zhu Zhang, Zhao-Hao Zhang, Wen-Xiu Dong, Wen Ren, Rui-Ge Zhang (2026). 'Thickness Engineering in HfO2-Based Ferroelectrics: A Critical Review of Phase, Switching, Reliability, and Device Trade-Offs', Nanomaterials 16, 1208. DOI: 10.3390/nano16191208. https://doi.org/10.3390/nano16191208
  13. Sangjun Lee, Hyangsook Lee, Hyun Hwi Lee, Han-Koo Lee, Jung-Hwa Kim, Seontae Park, Hyun Jae Lee, Hagyoul Bae, Sanghyun Jo, Musarrat Hasan, Yongho Ha, Bong Jin Kuh, Jinseong Heo, Duk-Hyun Choe, Eunha Lee (2026). 'Emergence of unconventional ferroelectric phase in ultrathin Hf0.5Zr0.5O2 films', Science Advances 12. DOI: 10.1126/sciadv.adz8245. https://doi.org/10.1126/sciadv.adz8245